What is Clock skew?

When multiple circuits are synchronized with a clock, a clock delay is generated and the setup time and hold time cannot be satisfied if there is a critical path that extends routing of the clock line or a gate clock with a logic gate installed on the clock line.
Consequently, the clock cannot sample data in the correct timing. This phenomenon is called clock skew.